

## CPE/EE 422/522 Advanced Logic Design L06

Electrical and Computer Engineering  
University of Alabama in Huntsville

### Outline

- What we know
  - Combinational Networks
  - Sequential Networks:
    - Basic Building Blocks, Mealy & Moore Machines, Max Frequency, Setup & Hold Times, Synchronous Design
- What we do not know
  - Equivalent states and reduction of state tables
  - Hardware Description Languages

13/06/2003      UAH-CPE/EE 422/522 @AM

2

### Intro to VHDL

- Technology trends
  - 1 billion transistor chip running at 20 GHz in 2007
- Need for Hardware Description Languages
  - Systems become more complex
  - Design at the gate and flip-flop level becomes very tedious and time consuming
- HDLs allow
  - Design and debugging at a higher level before conversion to the gate and flip-flop level
  - Tools for synthesis do the conversion
- VHDL, Verilog
- VHDL – VHSIC Hardware Description Language

13/06/2003

UAH-CPE/EE 422/522 @AM

3

### Intro to VHDL


- Developed originally by DARPA
  - for specifying digital systems
- International IEEE standard (IEEE 1076-1993)
- Hardware Description, Simulation, Synthesis
- Provides a mechanism for digital design and reusable design documentation
- Support different description levels
  - Structural (specifying interconnections of the gates),
  - Dataflow (specifying logic equations), and
  - Behavioral (specifying behavior)
- Top-down, Technology Dependent

13/06/2003

UAH-CPE/EE 422/522 @AM

4

### VHDL Description of Combinational Networks



Concurrent Statements:  
 $C \leqslant A \text{ and } B$ ; after 5 ns;  
 $E \leqslant C \text{ or } D$ ; after 5 ns;

If delay is not specified, "delta" delay is assumed  
 $C \leqslant A \text{ and } B$ ;  
 $E \leqslant C \text{ or } D$ ;

Order of concurrent statements is not important  
 $E \leqslant C \text{ or } D$ ;  
 $C \leqslant A \text{ and } B$ ;

This statement executes repeatedly  
 $CLK \leqslant \text{not } CLK$  after 10 ns;


This statement causes a simulation error  
 $CLK \leqslant \text{not } CLK$ ;

13/06/2003

UAH-CPE/EE 422/522 @AM

5

### Entity-Architecture Pair



Full Adder Example

```
entity FullAdder is
    port (X, Y, Cin: in bit;      -- Inputs
          Cout, Sum: out bit);   -- Outputs
end FullAdder;


architecture Equations of FullAdder is
begin
    -- Concurrent Assignments
    Sum <= X xor Y xor Cin after 10 ns;
    Cout <= (X and Y) or (X and Cin) or (Y and Cin) after 10 ns;
end Equations;
```

13/06/2003

UAH-CPE/EE 422/522 @AM

6

## VHDL Program Structure



```
entity entity-name is
  [port(interface-signal-declaration)];
end [entity] [entity-name];


architecture architecture-name of entity-name is
  [declarations]
begin
  architecture body
end [architecture] [architecture-name];
```

13/06/2003

UAH-CPE/EE 422/522@AM

7

## 4-bit Adder



```
entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit;      -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit);    -- Outputs
end Adder4;
```

13/06/2003

UAH-CPE/EE 422/522@AM

8

## 4-bit Adder (cont'd)

```
entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit;      -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit);    -- Outputs
end Adder4;

architecture Structure of Adder4 is
component FullAdder
  port (X, Y, Cin: in bit;          -- Inputs
        Cout, Sum: out bit);       -- Outputs
end component;
signal C: bit_vector(3 downto 1);
begin
  --instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;
```

13/06/2003

UAH-CPE/EE 422/522@AM

9

## 4-bit Adder - Simulation

```
list A B Co C Ci S -- put these signals on the output list
Force A 1111      -- set the A inputs to 1111
Force B 0001      -- set the B inputs to 0001
Force Ci 1         -- set the Ci to 1
run 50            -- run the simulation for 50 ns
Force Ci 0
Force A 0101
Force B 1110
run 50

ns delta a b co c ci s
0 +0 0000 0000 0 000 0 0000
0 +1 1111 0001 0 000 1 0000
10 +0 1111 0001 0 001 1 1111
20 +0 1111 0001 0 011 1 1301
30 +0 1111 0001 0 111 1 1001
40 +0 1111 0001 1 111 1 0001
50 +0 0101 1110 1 111 0 0001
60 +0 0101 1110 1 110 0 0101
70 +0 0101 1110 1 100 0 0111
80 +0 0101 1110 1 100 0 0011
```

13/06/2003

UAH-CPE/EE 422/522@AM

10

## Modeling Flip-Flops Using VHDL Processes

**General form of process**

```
process(sensitivity-list)
begin
  sequential-statements
end process;
```

- Whenever one of the signals in the sensitivity list changes, the sequential statements are executed in sequence one time

13/06/2003

UAH-CPE/EE 422/522@AM

11

## Concurrent Statements vs. Process

A, B, C, D are integers A=1, B=2, C=3, D=0 D changes to 4 at time 10	process (B, C, D) begin A <= B; -- statement 1 B <= C; -- statement 2 C <= D; -- statement 3 end process;
--	--

### Simulation Results


time delta A B C D	time data A B C D
0 +0 0 1 2 0	0 +0 1 1 2 2 0
10 +0 1 2 3 4 (stat. 3 exe.)	10 +0 1 2 3 4 6 (statements 1,2,3 execute; then update A,B,C)
10 +1 1 2 4 4 (stat. 2 exe.)	10 +1 2 3 4 6 (statements 1,2,3 execute; then update A,B,C)
10 +2 1 4 4 4 (stat. 1 exe.)	10 +2 3 4 4 6 (statements 1,2,3 execute; then update A,B,C)
10 +3 4 4 4 4 (no exec.)	10 +3 4 4 4 9 (no further execution occurs)

13/06/2003

UAH-CPE/EE 422/522@AM

12

## D Flip-flop Model



Bit values are enclosed in single quotes

```
entity DFF is
  port (D, CLK: in bit;
        Q: out bit); -- Q<=bit: '1' since bit signals are initialized to '0' by default.
end DFF;


architecture SIMPLE of DFF is
begin
  process (CLK) -- process is executed when CLK changes
  begin
    if CLK = '1' then -- rising edge of clock
      Q <= D after 10 ns;
      Q <= not D after 10 ns;
    end if;
  end process;
end SIMPLE;
```

13/06/2003

UAH-CPE/EE 422/522 ©AM

13

## JK Flip-Flop Model



```
entity JKFF is
  port (SN, RN, J, K, CLK: in bit;
        Q: inout bit; QN: out bit := '1'); -- SN=0 will clear the FF; -- SN=1 will set the FF
end JKFF;


architecture JKFF1 of JKFF is
begin
  process (SN, RN, CLK) -- see Note 2
  begin
    if RN = '0' then Q <= '0' after 10 ns;
    elsif SN = '0' then Q <= '1' after 10 ns;
    elsif CLK = '1' and CLK'event then
      Q <= (J and not K) or (not J and K) after 10 ns;
    end if;
  end process;
  QN <= not Q; -- see Note 5
end JKFF1;
```

13/06/2003

UAH-CPE/EE 422/522 ©AM

14

## JK Flip-Flop Model



Note 1: Q is declared as inout (rather than out) because it appears on both the left and right sides of an assignment statement in the architecture.

Note 2: The flip-flop can change state in response to changes in SN, RN, and CLK, so these 3 signals are in the sensitivity list.

Note 3: The condition (CLK = '1' and CLK'event) is TRUE only if CLK has just changed from '1' to '0'.

Note 4: Characteristic equation which describes behavior of JK flip-flop.

Note 5: If Q changes, QN will be updated. If this statement were placed within the process, the old value of Q would be used instead of the new value.

```
entity JKFF is
  port (SN, RN, J, K, CLK: in bit;
        Q: inout bit; QN: out bit := '1'); -- see Note 2
end JKFF;


architecture JKFF1 of JKFF is
begin
  process (SN, RN, CLK) -- see Note 2
  begin
    if SN = '0' then Q <= '0' after 10 ns;
    elsif SN = '1' then Q <= '1' after 10 ns;
    elsif CLK = '1' and CLK'event then
      Q <= (J and not K) or (not J and K) after 10 ns;
    end if;
  end process;
  QN <= not Q; -- see Note 5
end JKFF1;
```

13/06/2003

UAH-CPE/EE 422/522 ©AM

15

## Using Nested IFs and ELSEIFs




13/06/2003

UAH-CPE/EE 422/522 ©AM

16

## VHDL Models for a MUX



$F \leftarrow (\text{not } A \text{ and not } B \text{ and } 10) \text{ or}$   
 $(\text{not } A \text{ and } B \text{ and } 11) \text{ or}$   
 $(A \text{ and not } B \text{ and } 12) \text{ or}$   
 $(A \text{ and } B \text{ and } 13);$

MUX model using a conditional signal assignment statement:  
 $F \leftarrow 10 \text{ when Sel} = 0$   
 $\text{else } 11 \text{ when Sel} = 1$   
 $\text{else } 12 \text{ when Sel} = 2$   
 $\text{else } 13;$

Sel represents the integer equivalent of a 2-bit binary number with bits A and B

If a MUX model is used inside a process,  
the MUX can be modeled using a CASE statement  
(cannot use a concurrent statement):

```
case Sel is
  when 0 => F <= 10;
  when 1 => F <= 11;
  when 2 => F <= 12;
  when 3 => F <= 13;
end case;
```

The case statement has the general form:  
case expression is  
when choice1 => sequential statements1  
when choice2 => sequential statements2  
[when others -> sequential statements]  
end case;

13/06/2003

UAH-CPE/EE 422/522 ©AM

17

## MUX Models (1)

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
port (
  A : in std_logic_vector(15downto 0);
  SEL : in std_logic_vector(3downto 0);
  Y : out std_logic);
end SELECTOR;
architecture RTL1 of SELECTOR is
begin
  p0: process (A, SEL)
  begin
    if (SEL = "0000") then Y <= A(0);
    elsif (SEL = "0001") then Y <= A(1);
    elsif (SEL = "0011") then Y <= A(3);
    elsif (SEL = "0100") then Y <= A(4);
    elsif (SEL = "0101") then Y <= A(5);
    elsif (SEL = "0110") then Y <= A(6);
    elsif (SEL = "0111") then Y <= A(7);
    elsif (SEL = "1000") then Y <= A(8);
    elsif (SEL = "1001") then Y <= A(9);
    elsif (SEL = "1010") then Y <= A(10);
    elsif (SEL = "1011") then Y <= A(11);
    elsif (SEL = "1100") then Y <= A(12);
    elsif (SEL = "1101") then Y <= A(13);
    elsif (SEL = "1110") then Y <= A(14);
    else Y <= A(15);
    end if;
  end process;
endRTL1;
```

13/06/2003

UAH-CPE/EE 422/522 ©AM

18

## MUX Models (2)

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
begin
port (
A : in std_logic_vector(15downto 0);
SEL : in std_logic_vector( 3downto 0);
Y : out std_logic);
end SELECTOR;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
begin
with SEL select
Y <= A(0) when "0000";
A(1) when "0001";
A(2) when "0010";
A(3) when "0011";
A(4) when "0100";
A(5) when "0101";
A(6) when "0110";
A(7) when "0111";
A(8) when "1000";
A(9) when "1001";
A(10) when "1010";
A(11) when "1011";
A(12) when "1100";
A(13) when "1101";
A(14) when "1110";
A(15) when others;
end RTL3;

```

13/06/2003

UAH-CPE/EE 422/522 @AM

19

## MUX Models (3)

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
begin
process (A, SEL)
begin
case SEL is
when "0000"=> Y <= A(0);
when "0001"=> Y <= A(1);
when "0010"=> Y <= A(2);
when "0011"=> Y <= A(3);
when "0100"=> Y <= A(4);
when "0101"=> Y <= A(5);
when "0110"=> Y <= A(6);
when "0111"=> Y <= A(7);
when "1000"=> Y <= A(8);
when "1001"=> Y <= A(9);
when "1010"=> Y <= A(10);
when "1011"=> Y <= A(11);
when "1100"=> Y <= A(12);
when "1101"=> Y <= A(13);
when "1110"=> Y <= A(14);
when others=> Y <= A(15);
end case;
end process;
endRTL2;

```

13/06/2003

UAH-CPE/EE 422/522 @AM

20

## MUX Models (4)

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
begin
port (
A : in std_logic_vector(15downto 0);
SEL : in std_logic_vector( 3downto 0);
Y : out std_logic);
end SELECTOR;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
begin
Y <= A(conv_integer(SEL));
end RTL4;

```


13/06/2003

UAH-CPE/EE 422/522 @AM

21

## Compilation and Simulation of VHDL Code

- Compiler (Analyzer) – checks the VHDL source code
  - does it conforms with VHDL syntax and semantic rules
  - are references to libraries correct
- Intermediate form used by a simulator or by a synthesizer
- Elaboration
  - create ports, allocate memory storage, create interconnections, ...
  - establish mechanism for executing of VHDL processes




13/06/2003

UAH-CPE/EE 422/522 @AM

22

## Timing Model

- VHDL uses the following simulation cycle to model the stimulus and response nature of digital hardware




13/06/2003

UAH-CPE/EE 422/522 @AM

23

## Delay Types

- All VHDL signal assignment statements prescribe an amount of time that must transpire before the signal assumes its new value
- This prescribed delay can be in one of three forms:
  - Transport – prescribes propagation delay only
  - Inertial – prescribes propagation delay and minimum input pulse width
  - Delta – the default if no delay time is explicitly specified




13/06/2003

UAH-CPE/EE 422/522 @AM

24

## Transport Delay

- Transport delay must be explicitly specified
  - i.e. keyword "TRANSPORT" must be used
- Signal will assume its new value after specified delay



13/06/2003

UAH-CPE/EE 422/522@AM

25


## Inertial Delay

- Provides for specification propagation delay and input pulse width, i.e. 'inertia' of output:

```
target <= [REJECT time_expression] INERTIAL waveform;
```

- Inertial delay is default and REJECT is optional:

```
Output <= NOT Input AFTER 10 ns;  
-- Propagation delay and minimum pulse width are 10ns
```




13/06/2003

UAH-CPE/EE 422/522@AM

26

## Inertial Delay (cont.)

- Example of gate with 'inertia' smaller than propagation delay
  - e.g. Inverter with propagation delay of 10ns which suppresses pulses shorter than 5ns



- Note: the REJECT feature is new to VHDL 1076-1993

13/06/2003

UAH-CPE/EE 422/522@AM

27

## Delta Delay

- Default signal assignment propagation delay if no delay is explicitly prescribed
  - VHDL signal assignments do not take place immediately
  - Delta is an infinitesimal VHDL time unit so that all signal assignments can result in signals assuming their values at a future time
  - E.g. 

```
output <= NOT Input;
```

  
Output assumes new value in one delta cycle
- Supports a model of concurrent VHDL process execution
  - Order in which processes are executed by simulator does not affect simulation output

13/06/2003

UAH-CPE/EE 422/522@AM


28

## Simulation Example

```
entity simulation_example is
end simulation_example;

architecture test1 of simulation_example is
signal A,B: bit;
begin
  P1: process(B)
  begin
    A <= '1';
    A = transport '0' after 5 ns;
  end process P1;

  P2: process(A)
  begin
    if A = '1' then B <= not B after 10 ns; end if;
  end process P2;
end test1;
```



13/06/2003

UAH-CPE/EE 422/522@AM

29

## Problem #1

- Using the labels, list the order in which the following signal assignments are evaluated if in2 changes from a '0' to a '1'. Assume in1 has been a '1' and in2 has been a '0' for a long time, and then at time t in2 changes from a '0' to a '1'.

```
entity not_another_prob is
  port (in1, in2: in bit;
        a: out bit);
end not_another_prob;

architecture oh_behave of not_another_prob is
  signal b, c, d, e, f: bit;
begin
  L1: d <= not(in1);
  L2: c <= not(in2);
  L3: b <= (d and in2) ;
  L4: e <= (c and in1) ;
  L5: a <= not b;
  L6: b <= e or f;
end oh_behave;
```

13/06/2003

UAH-CPE/EE 422/522@AM

30




## Simulation of the Structural Model

Simulation command file:

```
wave CLK X Q1 Q2 Q3 Z
force CLK 0 0, 1 100 -repeat 200
force X 0 0, 1 350, 0 550, 1 750, 0 950, 1 1350
run 1500
```

Waveforms:



13/06/2003

UAH-CPE/EE 422/522 @AM

37

## Wait Statements

- ... an alternative to a sensitivity list
  - Note: a process cannot have both wait statement(s) and a sensitivity list
- Generic form of a process with wait statement(s)

```
process
begin
  sequential-statements
  wait statement
  sequential-statements
  wait-statement
  ...
end process;
```

**How wait statements work?**

- Execute seq. statement until a wait statement is encountered.
- Wait until the specified condition is satisfied.
- Then execute the next set of sequential statements until the next wait statement is encountered.
- ...
- When the end of the process is reached start over again at the beginning.

13/06/2003

UAH-CPE/EE 422/522 @AM

38

## Forms of Wait Statements

```
wait on sensitivity-list;
wait for time-expression;
wait until boolean-expression;
```

- Wait on
  - until one of the signals in the sensitivity list changes
- Wait for
  - waits until the time specified by the time expression has elapsed
  - What is this:  
wait for 0 ns;
- Wait until
  - the boolean expression is evaluated whenever one of the signals in the expression changes, and the process continues execution when the expression evaluates to TRUE

13/06/2003

UAH-CPE/EE 422/522 @AM

39

## Using Wait Statements (1)

```
library IEEE;
use IEEE.STD.TEXT.all;
entity SM is port(X: CLK; Z: out QCL; end SM);
architecture Tab of SM_1 is signal State, NextState: integer := 0;
begin
  process
    begin
      case State is
        when 0 =>
          if X='0' then Z<='1'; NextState<=1; end if;
          if X='1' then Z<='0'; NextState<=2; end if;
        when 1 =>
          if X='0' then Z<='0'; NextState<=1; end if;
          if X='1' then Z<='1'; NextState<=4; end if;
        when 2 =>
          if X='0' then Z<='1'; NextState<=3; end if;
          if X='1' then Z<='0'; NextState<=4; end if;
        when 3 =>
          if X='0' then Z<='0'; NextState<=3; end if;
          if X='1' then Z<='1'; NextState<=5; end if;
        when 4 =>
          if X='0' then Z<='1'; NextState<=2; end if;
          if X='1' then Z<='0'; NextState<=6; end if;
        when 5 =>
          if X='0' then Z<='0'; NextState<=2; end if;
          if X='1' then Z<='1'; NextState<=6; end if;
        when 6 =>
          if X='0' then Z<='1'; NextState<=5; end if;
          if X='1' then Z<='0'; NextState<=7; end if;
      end case;
      State <= NextState;
    end if;
  end process;
end architecture;
```

13/06/2003


UAH-CPE/EE 422/522 @AM

40

## Using Wait Statements (2)

```
when S=>
  if X='0' then Z<='1'; NextState<=0; end if;
  when others => null; -- Should init. 0 CLR
end case;

wait on CLK, X;
if rising_edge(CLK) then
  State <= NextState;
  wait for 0 ns;
  -- wait for State to be updated
end if;
end process;
end architecture;
```



13/06/2003

UAH-CPE/EE 422/522 @AM

41

## To Do

- Read
  - Textbook chapters 2.1, 2.2
  - Simulation (Part II): Learn how to use ModelSim

13/06/2003

UAH-CPE/EE 422/522 @AM

42